Abstract-In this paper, we propose a compact on-chip interconnect model for full-chip simulation. The model consists of two components, a quasi-three-dimensional (3-D) capacitance model and an effective loop inductance model. In the capacitance model, we propose a novel concept of effective width ( ) for a 3-D wire, which is derived from an analytical two-dimensional (2-D) model combined with a new analytical "wall-to-wall" model. The effective width provides a physics-based approach to decompose any 3-D structure into a series of 2-D segments, resulting in an efficient and accurate capacitance extraction. In the inductance model, we use an effective loop inductance approach for an analytic and hierarchical model construction. In particular, we show empirically that high-frequency signals (above multi-GHz) propagating through random signal lines can be approximated by a quasi-TEM mode relationship, leading to a simple way to extract the high-frequency inductance from the capacitance of the wire. Finally the capacitance and inductance models are combined into a unified frequency-dependent RLC model, describing successfully the wide-band characteristics of on-chip interconnects up to 100 GHz. Non-orthogonal wire architecture is also investigated and included in the proposed model.
I. INTRODUCTION
A S COMPLEMENTARY metal oxide semiconductor (CMOS) technology advances into nanometer feature size and multi-GHz frequency regime, on-chip interconnect delay and signal integrity are becoming major concerns in integrated circuit design [1] . A holistic prescription to overcome the on-chip interconnects limit, as well as an accurate understanding and modeling of the wires has become more critical than ever. In particular, the growing complexity and tight design margin of today's ULSI systems require a compact yet accurate on-chip interconnect model for fast full-chip-level extraction.
In on-chip interconnect modeling, the different behaviors of capacitance and inductance must be taken into consideration. Since electrostatic interaction between wires is very Manuscript received January 2, 2003; revised April 8, 2003 . The review of this paper was arranged by Editor R. Shrivastava.
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S. Krishnan short-range, consideration of only nearest neighbors provides sufficient accuracy for capacitance extraction. However, capacitance is a sensitive function of geometry, making any closed-form modeling for general three-dimensional (3-D) wires a formidable task. Therefore quasi-3-D (Q-3-D or 2.5D) modeling [2] - [4] has become a promising approach to alleviate the difficulty of a pure 3-D model. The major challenge in Q-3-D model is how to decompose a 3-D structure into two-dimensional (2-D) segments and include effects of the fringing electric field between adjacent 2-D segments. Here we propose a convenient concept, an effective width of a crossing wire, to provide an efficient and physics-based scheme for the decomposition. To provide sufficient accuracy for deep sub-micron technology, 3-D wall-to-wall fringing capacitance as well as 2-D fringing capacitance is incorporated in the proposed model. Unlike an electric field, a magnetic field has long-range interaction. Therefore in inductance extraction, not only nearest neighbors but also many distant wires must be considered. As a consequence, defining current loops or finding return paths becomes a major challenge in inductance modeling. Although partial-inductance-based methodologies [5] , [6] have been used to alleviate the difficulty of finding return paths, it is restricted to small structures due to computational burden in solving the resulting dense matrix. In this paper we propose an effective loop inductance model for high-speed on-chip interconnects. We will demonstrate an analytic and hierarchical approach to construct the model. To meet high-frequency demands of today's ULSI systems, we investigate random capacitive coupling effects. Random signal lines as well as power lines can provide return paths through capacitive coupling at high frequencies [7] . With a full-wave solver and an -parameter-based experiment, we conduct a quantitative investigation of the nonquasi-static effect. In particular, we develop a novel and efficient methodology to model inductance using a quasi-TEM mode of wave propagation.
The capacitance and inductance models are described in Sections II and III respectively, and in Section IV they are combined to yield a frequency-dependent RLC model valid up to 100 GHz. In each part of the modeling, we extend our investigation to nonorthogonal interconnect architecture, which has drawn increased attention [8] , leading to a unified model for general nonorthogonal wires.
II. A QUASI-3-D ON-CHIP CAPACITANCE MODEL
Although a few pure 3-D models [9] , [10] namely, crossover capacitance. Since the total capacitance is composed of intra-layer capacitance (coupling capacitance) and inter-layer capacitance (self capacitance), which change with the influence of neighboring lines, we still need an efficient way to deal with the interaction between neighboring wires in general 3-D structures. To address this issue, we propose a Q-3-D capacitance extraction methodology using an effective width. The effective width, which represents an electrostatic width of the crossover wire, provides a physics-based way to decompose any 3-D structure into a combination of 2-D structures.
A. Effective Width of a 3-D Wire
A generic 3-D crossover structure is shown in Fig. 1(a) . The capacitance between an object line and a crossover line, , is composed of four components. Along aa′ of the crossover structure, we can define a 2-D cross section and corresponding capacitance per unit length, , between the object line and crossover line, as shown in Fig. 1(b) .
can then be expressed as the sum of a 2-D capacitance ( ) and additional fringing capacitances ( , )
Rearranging the terms, (1) is further simplified into a de facto 2-D form (2) where (3) In (2), 3-D crossover capacitance is expressed as capacitance per unit length ( ) multiplied by an effective width ( ). Fringing fields, which change gradually from the edge of the crossover line, are lumped into defined in (3) . We interpret as a lumped electrostatic width of the crossover line. As the wires get more closely packed, becoming taller and thinner with high aspect ratio, the second and third terms on the right-hand-side of (3) become dominant, making the effective width much larger than the physical width. In particular, wall-to-wall capacitance is increasingly critical in today's deep sub-micron wires [11] , [12] . A closed-form is constructed using functional approximation. In calculations, we use Chern's 2-D model [9] with some modifications as well as our model. Detailed formulas for the 2-D and models are given in Appendix A. By including the wall-to-wall fringing capacitance model, our crossover capacitance model shows excellent agreement with a 3-D field solver 1 down to the deep sub-micron regime, as shown in Fig. 2 . Our results show an average error of 3% and a maximum error of 10%, while Wong's model [10] shows 8% and 35%, respectively, for the range of geometrical parameters shown in the figure.
B. Q-3-D Capacitance Extraction
Since the effective width has the physical meaning of an electrostatic width, we use it instead of physical width when we decompose any general 3-D structure into a combination of contiguous 2-D segments, as illustrated in Fig. 3 . Each 2-D segment belongs to one of four distinct cross sections, as defined in Fig. 3(c) , and is completely described by the 2-D capacitance model ( ) as outlined in Section II-A. Here includes coupling capacitance to parallel neighbors ( ) as well as self capacitance to crossing neighbors ( ). Generally, is represented by a matrix to describe the components. The total capacitance of the object line ( ) is determined by simply adding the capacitances ( ) from each 2-D segment (4) where denotes the actual width of the th segment as defined by of each crossing line. In (b), W of each crossover line defines the actual width (W or W ) of the relevant segment used to obtain the total capacitance.
Using the effective width for the segmentation, for example, in Fig. 3 (b) approaches zero while grows substantially as the wires' packing density increases, due to shielding by crossing wires. Since cross section B ( ) has larger intralayer capacitance than cross section A ( ), previous models [9] , [10] using physical width for the segmentation would result in over-estimates of intra-layer capacitance for closely packed wires.
We apply the proposed Q-3-D model to test structures fabricated with a state-of-the-art 0.18 m technology as shown in Fig. 4 . The technology includes a wide range of geometrical parameters for metal layers Metal 1 to Metal 7 and various dielectrics with different dielectric constants. 2 Capacitances for the structures are measured at 100 KHz with a precision impedance analyzer, Agilent 4294 A. The measurement data include the parasitic capacitance of the probing pad, which is de-embedded before comparison with our model. The excellent match between our model and the 3-D field solver as well as measurement, as shown in Table I , validates the proposed Q-3-D model.
C. General Non-Orthogonal Wires
In the general case of nonorthogonal crossover as described in Fig. 5 (a), we note that area and edge are each increased by for a rotation angle , leading to an increase of area capacitance and 2-D fringing capacitance. Fortunately, we find that also assumes the same dependency. Thus and are generalized as With the generalized , we can apply our Q-3-D model proposed in Section II-B to any general nonorthogonal wire structure. We extract the capacitance of a long wire loaded by two parallel neighbors and many crossover (and crossunder) wires with both orthogonal and diagonal routing, as shown in Fig. 6 . Calculated of the crossover wire is given in Table II . As shown in Table II, is significantly larger than the physical width of the crossover wire ( ). The results also show that inclusion of in is critical for the structure. Capacitances extracted using our quasi-3-D method are compared with 3-D field-solver results, as shown in Table III . Excellent agreement between these results, with less than 3% error for both orthogonal and diagonal routings, further validates our generalized quasi-3-D model. In addition, either architecture yields virtually the same results. This is due to the fact that for a long wire, the number of crossover lines decreases by , which precisely offsets the increase in capacitance as given by (5) and (6) . Furthermore, as shown in Table IV , if we use instead of in the decomposition, substantial overestimation of and underestimation of result. Such overestimation of will be highly 
III. AN EFFECTIVE LOOP INDUCTANCE MODEL
A typical high-speed on-chip interconnect configuration is shown in Fig. 7 . At relatively low frequencies, each power grid provides a good current return path due to low resistance of the grid. As the frequency of the signal advances into the multi-GHz range, random signal lines start to participate in the return path. Eventually, at a sufficiently high frequency, virtually all the wires surrounding the high-speed signal line can function as possible return paths. Though Kleveland [7] demonstrated experimentally that random signal lines reduce the high-frequency inductance significantly, there has been no explicit modeling of this effect.
In this section, we propose an effective loop inductance model to account for the random-signal-line effect. Based on results from full-wave solver and -parameter experiment, we propose an empirical high-frequency inductance model, which is extracted directly from the capacitance of the wire. We consider the return paths through the power grid and random signal lines separately in Sections III-A and III-B, and then combine their effects to arrive at a unified model in Section IV.
A. Compact Model Construction Using Effective Loop Inductance
As illustrated in Fig. 8 , inductive interaction within every segment surrounding a signal line can be incorporated into an effective inductance, generating a single isolated RL model. The effective loop inductance ( ) and resistance ( ) in Fig. 8 can be derived [14] , [15] using the equivalence of energy or power stored in the two systems, resulting (7) (8) represents a partial inductance between segments and . and represent the current flowing through a segment and the ohmic resistance of the segment, respectively. We use an analytical partial inductance model [16] for calculation, as outlined in Appendix B. In (7) and (8), we note that and are frequency-dependent because the return current ( ) depends on frequency. Using these two equations, we obtain and in two frequency domains: low frequency (LF), where we assume that each return current is determined by only the resistances of all return paths, and medium frequency (MF), where only inductances are taken into account in determining the return current. Here the return current is through Fig. 7 are assumed. In our FastHenry simulations, skin effect is not considered, in order to focus on proximity effect. designated ground lines only. Finally, frequency dependency is implemented using the equivalent circuit as described in Section IV.
We investigate the linearity of and for a signal line on the power grid using FastHenry [17] . As shown in Fig. 9 , and show excellent linearity, except at low frequencies for , where low-frequency inductance displays superlinearity because the return current spreads out as the length of wire increases. The linearity observed provides a sound basis for hierarchical model construction for a long wire by concatenating models of individual segments. Also we found that sufficient accuracy is achieved by considering only up to the second nearest power grid [18] , making solutions of (7) and (8) manageable.
In Fig. 10 , we compare our constructed model, for the structure shown in the inset with FastHenry. Our model shows excellent match except for a slight underestimation of inductance at low frequencies, which is caused by the super-linearity. Since low-frequency impedance is dominated by resistance, the underestimation has no significant effect on the total impedance of the signal line and on signal transfer characteristics [18] . 
B. Random Signal Line Effect
We investigate this effect with a full-wave solver [19] for the structure shown in Fig. 7 , where random signal lines are left floating [20] . Telegrapher's parameters, RLCG, are extracted from -parameters obtained from simulation results. At high frequencies (HF), parallel random capacitive coupling can provide a pseudo ground line next to the signal line, inferring quasi TEM-mode wave propagation [20] . This hypothesis is supported by a close relationship between and in Fig. 11 , extracted for the various structures with different configurations of random coupling lines. Based on lossless transmission line theory, the reciprocal of the LC product for TEM wave being the square of the phase velocity, our simulation data are fitted to a semi-empirical expression (9) where is the phase velocity in the medium and SWF is the dimensionless "slow-wave factor" used to characterize the deviation from ideal wave propagation along a lossless transmission line. In Fig. 11 , crossing random coupling lines show a slightly slower wave-like propagation mode than parallel lines. It is well known that weaker coupling of electric and magnetic fields induce slower wave propagation [21] . Since the crossing lines cannot provide direct return path, the magnetic-field coupling between these wires and the object line is weaker than the electric-field coupling, thus weakening the coupling of the two fields, and slower propagation results. By introducing separate SWF's for parallel and crossing lines, which can be determined empirically for each technology, the high-frequency inductance in TEM-mode is extracted from the capacitance of the signal line. Here we note that the capacitance used in (9) to extract assumes floating random lines. The capacitance in (9) is calculated readily from a series combination of coupling capacitances, which are extracted as described in Section II, between the object signal line and ground line, through random lines. Since both parallel and crossing lines exist in a real chip, the final inductance value is calculated from a parallel combination of inductances due to parallel lines and crossing lines, respectively. By increasing extraction frequency from 20.1 GHz to 100 GHz, we find that the SWF changes by only 13%. Therefore, a single SWF (for parallel and crossing lines, respectively) can be used up to 100 GHz, which approaches unity at infinite frequency.
C. Non-Orthogonal Wires
Unlike orthogonal architecture, where horizontal and vertical wires are not magnetically coupled and can be treated separately, nonorthogonal architecture introduces increased complexity in inductance modeling due to magnetic coupling among nonorthogonal wires. We investigate inductive properties of a diagonal wire, which is a practical application of nonorthogonal architecture with a 45 crossing, using FastHenry [17] . A diagonal wire on a power grid [see the inset of Fig. 12(b) ] shows linearity characteristics of the effective loop inductance similar to those for orthogonal wires as shown in Fig. 9 .
One unique characteristic of the diagonal wire is illustrated in Fig. 12 . For orthogonal wires, as demonstrated in Fig. 12(a) , varying location of a signal line to power grid results in signif- icant changes in inductance, due to changes in magnetic flux between the signal line and return path. However, the diagonal wire inductance is insensitive to the relative location of the wires, as shown in Fig. 12(b) . We attribute this to the fact that regardless of the signal line location, magnetic fluxes on opposite sides of the wire offset each other [see the inset of Fig. 12(b) ], for this special case of 45 crossing. At high frequencies, similar SWF's are observed for diagonal crossing lines as orthogonal ones. Therefore any diagonal wire on the power grid can be modeled by an equivalent orthogonal wire on the power grid at some suitable separation , independent of the location of the diagonal wire. We verify our model by performing measurements on coplanar wave guide structures with orthogonal or diagonal random crossing lines, using a network analyzer, Agilent 8720 A. Measured values of and at 20.1 GHz are 0.566 nH/mm and 0.163 pF/mm for orthogonal wires and 0.615 nH/mm and 0.147 pF/mm for diagonal wires, respectively. These two data points are added to Fig. 11 and they further support the quasi-TEM mode description. Even without the inclusion of substrate effects in this study, this striking convergence provides the strongest evidence to date that at high frequencies, a system of interconnecting wires, regardless of its complexity, behaves much like that of single transmission line.
IV. FREQUENCY-DEPENDENT RLC MODEL
Capacitance model and inductance model developed in the previous sections are combined to yield a frequency-dependent RLC model as given in Fig. 13 . We use parallel branches to model frequency dependency of and , as in Krauter [15] . The values of the lumped elements in the model can be calculated from the following six relationships with physical parameters extracted for any interconnect structure (10) The low-frequency (LF) and moderate-frequency (MF) parameters, , , , and are extracted analytically from the configuration of the signal line and power grid as described in Section III-A, while high-frequency inductance ( ) is extracted from the capacitance for the configuration of random signal lines using (9). As described in Section III-B, the capacitance used in the extraction of is different from the lumped parasitic capacitance in Fig. 13 , which is extracted assuming grounded random signal lines as described in Section II. We use a modified skin-effect formula proposed by Kleveland [7] to extract high-frequency resistance ( ). With the proposed RLC model, the frequency behaviors of and show three distinct regions, namely, low, medium, and high, where different return paths dominate. Since the return path is determined by a competition between its inductive and resistive impedances, two crossover frequencies, and , which separate the three regions, are defined as (11) Below , the bulk of the current returns through the least-resistive path. Between and , we assume that current returns through the least-inductive path provided by designated ground lines. Above , current returns through the least inductive path provided by random signal lines through capacitive coupling as well as by designated ground lines.
In Fig. 14 , our model is compared with Krauter's model [15] as well as with a full-wave solver. Our model shows excellent match for a wide range of frequencies, from 100 MHz to 100 GHz, while Krauter's model significantly overestimates high-frequency inductance and considerably underestimates high-frequency resistance. For this comparison, and are found to be 1.5 GHz and 13.5 GHz, respectively.
Being based on closed-form equations for inductance and capacitance extraction, our model provides high computational efficiency for full-chip-level applications.For the structures shown in Figs. 4 and 6, our capacitance model requires orders of magnitude less computational time than a field solver, even if we use a solver incorporating the random-walk method 3 instead of a conventional (and slower) solver employing the multipole-accelerated boundary integral method. Thus our hierarchical and an- A first-ever effective loop inductance model for practical on-chip interconnects with random capacitive coupling is proposed in this paper. The validity of the effective loop inductance and hierarchical model construction methodology are demonstrated. The effect of random signal lines on the on-chip inductance is quantitatively investigated, using an -parameter-based methodology and a full-wave solver. In particular, quasi TEM-wave-like propagation mode is observed above 10 GHz, revealing a unique empirical relationship between capacitance and inductance of the signal line. This relationship is believed to be valid for all interconnects at high frequencies.
By combining the quasi-3-D capacitance model and effective loop inductance model, we have successfully created a scheme whereby compact modeling and parameter extraction for highspeed on-chip interconnects can be readily conducted.
APPENDIX A CAPACITANCE FORMULAS
For structure and notations of the geometrical parameters, refer to Fig. 15 for 2-D model and Fig. 1 for 3 -D model. In the following equations, subscript self or couple means self or coupling component of the line capacitance and superscript or means area or fringing component of the line capacitance. 2-D capacitance model is modified from Chern's model [9] and 3-D model is solely our contribution. Although Chern's 2-D model generally provides accurate results for most cases, it showed relatively poor results for thick dielectrics [13] , which are important in today's technology with multi-metal layer. We optimize empirical parameters separately for area and fringing components. Furthermore a finite constant term is added in the fringing capacitance formula to account for an asymptotic contribution due to the edge of each plate, in the zero limit width and thickness limit. This constant term results in a more physical [22] and accurate model. Our 2-D model shows an average error of 1.6% and a maximum error of 3.5%, while Chern's model shows 4.9% and 17.9%, respectively, for the ranges: , , , , , all in m units [13] . Our 3-D wall-to-wall model is confirmed for the ranges: , , , , with an average error of 3% and a maximum error of 10%.
1) Two-dimensional capacitances (scaled by the dielectric permittivity):
2) Three-dimensional wall-to-wall capacitance (scaled by the dielectric permittivity):
where represents shielding effect from the neighbors surrounding the crossover.
APPENDIX B INDUCTANCE FORMULAS
We use Grover's formulas [16] , which are simple yet accurate enough to extract the partial inductance of on-chip interconnect, for which inductive effect becomes significant. Note that all s are given in units of nanohenry, and , , and are length, width, and thickness of the wire in units of micrometer. 1) Self inductance L of the th wire is given by (17) where is a slowly varying function of the ratio , ranging from 0 to 0.002 49. For the case of , is negligible with less than 1% error. 2) Mutual inductance between parallel wires and of equal length (18) where represents the geometrical mean distance (GMD) between the two wires, which depends on width ( ) and thickness ( ) of the wires and space ( ) between the wires. In the special case of or , we can use a simple arithmetic mean distance (AMD) instead of GMD without any substantial error. Since no analytic form of GMD is available for the general case, however, a table look-up method [16] or a more complicated analytic [14] can be used. From 1990 to 1998, he was with Semiconductor Researcher and Development Center, Samsung Electronics Corporation, Kiheung, where he was involved in the development of quarter micron transistor, process integration, and failure analysis for DRAM. He is currently working on interconnect modeling for high-speed digital circuit design at Santa Clara University, Santa Clara, as a visiting researcher. His research interests include modeling and device physics of RF CMOS, and high-frequency characterization and modeling of on-chip interconnects.
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